1. A logic design structure for LSI testability;Eichelberger;IEEE Transactions on Computers,1977
2. IEEE Std. 1149.1, Standard test access port and boundary-scan architecture. IEEE Standards Board, October, 1993.
3. S. Sunter, P1149.4—problem or solution for mixed-signal IC design? in: Proceedings of the International Test Conference, 1997, p. 625.
4. R.M. Sedmak, Boundary scan: beyond production test, in: Proceedings of VLSI Test Symposium, 1994, pp. 415–420.
5. A. Halliday, G. Young, A. Crouch, Prototype testing simplified by scannable buffers and latches, in: Proceedings of the International Test Conference, 1989, pp. 174–181.