Author:
Wang Hongtao,Salthouse Christopher D.
Funder
National Science Foundation
Reference16 articles.
1. Multiple-ramp column-parallel ADC architectures for CMOS image sensors;Snoeij;IEEE J. Solid-State Circuits,2007
2. A high-speed CMOS image sensor with column-parallel two-step single-slope ADCs;Lim;IEEE Trans. Electron Devices,2009
3. High-resolution A/D conversion in MOS/LSI;Fotouhi;IEEE J. Solid-State Circuits,1979
4. A 9-Bit 150-MS/s subrange ADC based on sar architecture in 90-nm CMOS;Lin;IEEE Trans. Circuits Syst.,2013
5. H.-W. Chen, Y.-H. Liu, Y.-H. Lin, H.-S. Chen, A 3mW 12b 10MS/s sub-range SAR ADC, in: Proceedings of the Solid-State Circuits Conference, A-SSCC, IEEE Asian, 2009, pp. 153–156.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献