1. Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS;Mukhopadhyay;IEEE Trans. Comput. Aided Des.,2005
2. A. Raychowdhury, S. Mukhopadhyay, K. Roy, A feasibility study of subthreshold SRAM across technology generations, in: Proceedings of International Conference on Computer Design, 2005, pp. 417–422.
3. H. Pilo, J. Barwin, G. Braceras, et al., An SRAM design in 65-nm and 45-nm technology nodes featuring read and write-assist circuits to expand operating voltage, Symposium on VLSI Circuits, Digest of Technical Papers, 2006, pp. 15–16.
4. A. Bhavnagarwala, S. Kosonocky, C. Radens, et al., Fluctuation limits and scaling opportunities for CMOS SRAM cells, in: Proceedings of International Electron Devices Meeting (IEDM) Technical Digest, 2005, pp. 659–662.
5. A. Bhavnagarwala, S. Kosonocky, Y. Chan, et al., A sub-600mV fluctuation tolerant 65-nm CMOS SRAM array with dynamic cell biasing, Symposium on VLSI Circuits Digest of Technical Papers, 2007, pp. 78–79.