1. M. J. Gadlage, A. H. Roach, A. R. Duncan, A. M. Williams,D. P. Bossev, and M. J. Kay, “Soft errors induced by high-energy electrons,” IEEE Trans. Device Mater. Reliab., vol. 17, no. 1, pp. 157–162, Mar.2017.
2. A layout-based rad-hard DICE flip-flop design;Wang;J. Electron. Test.,2019
3. Design and evaluation of low complexity radiation hardened CMOS latch for double-node upset tolerance;Guo;IEEE Trans. Circuits Syst. I Reguarl. Pap.,2020
4. A new family of sequential elements with built-in soft error tolerance for dual-VDD systems;Lin;IEEE Trans. Very Large Scale Integr. Syst.,2008
5. CMOS scaling trends and beyond;Bohr;IEEE Micro,2017