Author:
Wang Chua-Chin,Lu Wen-Je,Chen Chih-Lin,Tseng Hsin-Yuan,Kuo Ron-Chi,Juan Chun-Ying
Reference18 articles.
1. Short-channel Effects and Device Models, Design of Analog CMOS Integrated Circuits;Razavi,2001
2. A slew rate controlled output driver using PLL as compensation circuit;Shin;IEEE J. Solid-State Circuits,2003
3. M.-D. Ker, T.-M. Wang, F.-L. Hu, Design on mixed-voltage I/O buffers with slew-rate control in low-voltage CMOS process, in: Proceedings of the IEEE International Conference on Electronics, Circuits and Systems, September 2008, pp. 1047–1050.
4. Y.-H. Kwak, I. Jung, H.-D. Lee, Y.-J. Choi, Y. Kumar, C. Kim, A One Cycle Lock Time Slew-Rate-Controlled Output Driver, in: IEEE International Solid-State Circuits Conference, Digest of Technical Papers, February 2007, pp. 408–611.
5. A 1-Gb/s/pin 512-Mb DDRII SDRAM using a digital DLL and a slew-rate-controlled output buffer;Matano;IEEE J. Solid-State Circuits,2003
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献