Author:
Padash Mohsen,Yargholi Mostafa
Reference46 articles.
1. A 6-to-10-Bit 0.5V-to-0.9V reconfigurable 2MS/s power scalable SAR ADC in 0.18μm CMOS;Zhu;IEEE Trans. Circuits Syst. I: Regul. Pap.,2015
2. K. Chaudhary, B. K. Kaushik, K. Pal, Design of high speed optimized flash ADC, in: V. V. Das, J. Stephen, Y. Chaba (Eds.), Computer Networks and Information Technologies, Proceedings of the Second International Conference on Advances in Communication, Network, and Computing, CNC 2011, Bangalore, India, 10–11 March, 2011. Berlin, Heidelberg: Springer, 2011, pp. 260–263.
3. Novel photonic analog-to-digital converter architecture for precise localization of ultra-wide band radio Transmitters;Llorente;IEEE J. Sel. Areas Commun.,2011
4. Analog-to-digital converter survey and analysis;Walden;Sel. Areas Commun., IEEE J. on,1999
5. A simple structure for noise-shaping SAR ADC in 90nm CMOS technology;Inanlou;AEU - Int. J. Electron. Commun.,2015
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献