CMOS voltage-mode quaternary look-up tables for multi-valued FPGAs-Reference-Cited by-同舟云学术

CMOS voltage-mode quaternary look-up tables for multi-valued FPGAs

Published:2009-10 Issue:10 Volume:40 Page:1466-1470
ISSN:0026-2692
Container-title:Microelectronics Journal
language:en
Short-container-title:Microelectronics Journal

Author:

da Silva R.C.G.,Lazzari C.,Boudinov H.,Carro L.

Publisher

Elsevier BV

Subject

General Engineering

Reference20 articles.

1. W.J. Dally. Computer architecture is all about interconnect, in: the 8th International Symposium on High-Performance Computer Architecture, Cambridge, Massachusetts, February 2002.

2. Heterogeneous integration;Metze;Technol. Trend Notes,2003

3. B. Havemann, The interconnect challenge, 16th Biennial University Government Industry Microelectronics Symposium June 2006.

4. R. Pragasan, “Spartan FPGA—The Gate Array Solution” Xilinx Application Notes, August. 2001.

5. Power modeling and characteristics of field programmable gate arrays;Li;IEEE Trans. Computer-Aided Design Integrated Circuits Syst.,2005

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Pragmatic Quaternary FPGA Implemented with Floating Gate Memories;2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL);2021-05

2. Content Search Quaternary Look-Up Table Architecture;Proceedings of the International Conference on Data Engineering and Communication Technology;2016-08-25

3. Quaternary Logic Lookup Table in Standard CMOS;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2015-02

4. Low Power Multiple-Value Voltage-Mode Look-Up Table for Quaternary Field Programmable Gate Arrays;Journal of Low Power Electronics;2011-04-01

5. An Efficient Low Power Multiple-Value Look-Up Table Targeting Quaternary FPGAs;Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation;2011