Implementation of energy-efficient approximate multiplier with guaranteed worst case relative error-Reference-Cited by-同舟云学术

Implementation of energy-efficient approximate multiplier with guaranteed worst case relative error

Published:2019-06 Issue: Volume:88 Page:1-8
ISSN:0026-2692
Container-title:Microelectronics Journal
language:en
Short-container-title:Microelectronics Journal

Author:

Loukrakpam Merin^ORCID,Choudhury Madhuchhanda

Publisher

Elsevier BV

Subject

General Engineering

Reference31 articles.

1. Hardware for machine learning: challenges and opportunities;Sze,2018

2. Ultra-low power VLSI circuit design demystified and explained: a tutorial;Alioto;IEEE Trans. Circ. Syst. I: Reg. Pap.,2012

3. Trading accuracy for power with an underdesigned multiplier architecture;Kulkarni,2011

4. Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications;Mahdiani;IEEE Trans. Circ. Syst. I: Reg. Pap.,2010

5. MACACO: modeling and analysis of circuits for approximate computing;Venkatesan,2011

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Design of Partial Product Generator Circuit for Approximate Radix-8 Booth Multiplier with Lower Delay;Lecture Notes in Electrical Engineering;2022-09-04

2. Investigation and Analysis of Power Performance Area (PPA) Cards of Digital Multiplier Architectures;Journal of Circuits, Systems and Computers;2022-08-25

3. Pair-Wise Urdhava-Tiryagbhyam (UT) Vedic Ternary multiplier;Microelectronics Journal;2022-01

4. An efficient multiplier by pass transistor logic partial product and a modified hybrid full adder for image processing applications;Microelectronics Journal;2021-12

5. Genetic fuzzy optimized approximate multiplier design based non-linear anisotropic diffusion image denoising in VLSI;Journal of Ambient Intelligence and Humanized Computing;2021-03-19