1. Simultaneous area and latency optimization for scholastic circuits by D flip-flop insertion;Li;IEEE Trans. Comput. Aided Des. Integrated Circ. Syst.,2019
2. Back to the future: current-mode processor in the era of deeply scaled CMOS;Bai;IEEE Trans. Very Large Scale Integr. Syst.,2016
3. Robust fuzzy SRAM for accurate and ultra-low-power MVL and fuzzy logic applications;Moonesan;Electron. Lett.,2016
4. Performance evaluation of ternary computation in SRAM design using graphene nanoribbon field effect transistors;Anil,2018
5. Multivalued static random access memory using multivalued FET;Karmakar;Int. J. Electronics Letters,2019