1. Direct field effect of neighboring cell transistor on cell-to-cell interference of NAND flash cell arrays;Park;IEEE Electron. Device Lett.,2009
2. 3D simulation study of cell-cell interference in advanced NAND flash memory;Liu;IEEE Workshop Microelectron. Electron. Devices,2009
3. Bit cost scalable technology with punch and plug process for ultra high density flash memory;Tanaka;IEEE Symp. VLSI Technol.,2007
4. Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra-high density storage devices;Katsumata;IEEE Symp. VLSI Technol.,2009
5. Vertical cell array using TCAT (terabit cell array transistor) technology for ultra-high density NAND flash memory;Jang;IEEE Symp. VLSI Technol.,2009