1. C. Hu, Low voltage CMOS device scaling, International Solid State Circuits Conference, February 1994, pp. 86–87.
2. G. Shahidi et al., CMOS scaling in the 1μm 1.X V regime for high performance applications, IBM J. Res. Dev. 39 (1995) 229–244.
3. Silicon-on-Insulator Technology;Colinge,1991
4. G. Shahidi et al., Partially depleted SOI technology for digital logic, International Solid State Circuits Conference, Session 25, WP 25.1, February 1999, pp. 426–427.
5. M. Canada et al., A 580MHz RISC microprocessor in SOI, International Solid State Circuits Conference, Session 25, WP 25.3, February 1999, pp. 430–431.