1. Express cube topologies for on-chip interconnects;Grot,2009
2. A study of through-silicon-via impact on the 3d stacked ic layout;Kim,2009
3. 3d topologies for networks-on-chip;Pavlidis;IEEE Trans Very Large Scale Integr Syst,2007
4. I/o power estimation and analysis of high-speed channels in through-silicon via (tsv)-based 3d ic;Kim,2010
5. A systematic evaluation of emerging mesh-like CMP NoCs;Psathakis,2015