Subject
Electrical and Electronic Engineering,General Computer Science,Control and Systems Engineering
Reference25 articles.
1. A soft error tolerant network–on-chip router pipeline for multi-core systems;Poluri;IEEE Comput Archit Lett,2015
2. Flexible router architecture for network-on-chip;Sayed;Computers & Mathematics with Applications,2012
3. Achieving high-performance on-chip networks with shared buffer routers;Tran;IEEE Trans Very Large Scale Integr Syst,2014
4. Route packets, not wires: On-chip interconnection networks;Dally,2001
5. A case for bufferless routing in on-chip networks;Moscibroda,2009
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献