An Efficient Low-Power VIP-based VC Router Architecture for Mesh-based NoC-Reference-Cited by-同舟云学术

An Efficient Low-Power VIP-based VC Router Architecture for Mesh-based NoC

Author:

Reddy B. Naresh Kumar¹,Kumar Aruru Sai²

Affiliation:

1. National Institute of Technology Tiruchirappalli,Department of Electronics and Communication Engineering,India

2. VNR Vignana Jyothi Institute of Engineering and Technology,Department of ECE,Hyderabad,India

Publisher

IEEE

Link

Reference12 articles.

Cited by 20 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. An Efficient High Performance GDI based 4-bit Vedic Multiplier in 32nm Technology;2023 Global Conference on Information Technologies and Communications (GCITC);2023-12-01

2. High performance FIR Architecture for EOG Signal Noise Supression;2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT);2023-07-06

3. Implementation of Efficient Restoring and Long Division Algorithm;2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT);2023-07-06

4. Design of DADDA Multiplier Using High Performance and Low Power Full Adder;2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT);2023-07-06

5. Credit Card Fraud Detection with Auto Encoders and Artificial Neural Networks;2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT);2023-07-06