1. Capability hardware enhanced RISC instructions: CHERI instruction-set architecture (version 6);Watson,2017
2. Application specific processors for multimedia applications;Rashid,2008
3. Evaluation of ASIPs design with LISATek;Rashid,2008
4. A proposed RISC instruction-set architecture for the MAC unit of 32-bit VLIW DSP processor core;Huu,2014
5. Re-configurable SWP operator for multimedia processing;Khan,2009