Secured Network on Chip (NoC) Architecture and Routing with Modified TACIT Cryptographic Technique-Reference-Cited by-同舟云学术

Secured Network on Chip (NoC) Architecture and Routing with Modified TACIT Cryptographic Technique

Published:2015 Issue: Volume:48 Page:158-165
ISSN:1877-0509
Container-title:Procedia Computer Science
language:en
Short-container-title:Procedia Computer Science

Author:

Kumar Adesh,Kuchhal Piyush,Singhal Sonal

Publisher

Elsevier BV

Subject

General Engineering

Reference6 articles.

1. A Unified Approach to Mapping and Routing on a Network-on-Chip for Both Best-Effort and Guaranteed Service Traffic;Hansson;Hindawi Publishing Corporation VLSI Design Volume,2007

2. Modified TACIT algorithm based on 4H Key distribution for secure routing in NoC architecture;Ambashenker;IEICE Electronic Express,,2014

3. A ntonioPullini dLucaBeninic, Giovanni De Michelia;Atienzaa;Network-on-Chip design and synthesis outlook” Integration The VLSI Journal Elsevier,2008

4. Mapping Multi-Domain Applications onto Coarse-Grained Reconfigurable Architectures;Lee;IEEE Transaction on Computer Aided Design of Integrated Circuits and Systems,2011

5. An Efficient Cryptographic Approach for Secure Policy Based Routing (TACIT Encryption Technique);Gope;Conference Proceedings. IEEE Xplorer,2011

Cited by 13 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. HDL Environment for the Synthesis of 2-Dimensional and 3- Dimensional Network on Chip Mesh Router Architecture;2024 International Conference on Communication, Computer Sciences and Engineering (IC3SE);2024-05-09

2. Electronics Hardware Chip Design for Router–Router Communication;Proceedings of the National Academy of Sciences, India Section A: Physical Sciences;2023-09-30

3. Router-Router Switching Communication and Logic Verification with Configured Hardware Chip;2023 International Conference on Computer, Electronics & Electrical Engineering & their Applications (IC2E3);2023-06-08

4. Analysis of 3D NoC Router Chip on Different FPGA for Minimum Hardware and Fast Switching;National Academy Science Letters;2023-06-05

5. SeVNoC: Security Validation of System-on-Chip Designs With NoC Fabrics;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-02