Author:
Agarwal Prateek,Kumar Garg Tanuj,Kumar Adesh
Publisher
Springer Science and Business Media LLC
Subject
Engineering (miscellaneous)
Reference11 articles.
1. Bertozzi D, Benini L (2004) Xpipes: a network-on-chip architecture for gigascale systems-on-chip. IEEE Circuits Syst Mag 4(2):18–31
2. Chemli B, Zitouni A, Coelho A, Velazco R (2017) Design of efficient pipelined router architecture for 3D network on chip. Int J Adv Comput Sci Appl 8(7):188–194
3. Jain A, Dwivedi R, Kumar A, Sharma S (2017) Scalable design and synthesis of 3D mesh network on chip. In Proceeding of International Conference on Intelligent Communication, Control and Devices Springer, Singapore, pp 661–666.
4. Jain A, Kumar A, Shukla AP, Alshazly H, Elmannai H, Algarni AD, Yadav J (2022) Smart communication Using 2D and 3D mesh network-on-chip. Intell Autom Soft Comput 34(3):2008–2021
5. Kumar A, Baruah L, Sabu A (2015) Rotator on chip (RoC) design based on ring topological NoC. Proc Comput Sci 45:540–548
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Simulators for Fog Computing and Information Processing;Proceedings of the National Academy of Sciences, India Section A: Physical Sciences;2024-08-30
2. Electronics Hardware Chip Design for Router–Router Communication;Proceedings of the National Academy of Sciences, India Section A: Physical Sciences;2023-09-30