Author:
Arpit Jain ,Rakesh Dwivedi ,Adesh Kumar ,Sanjeev Sharma
Reference9 articles.
1. Aamir Zia, Sachhidh Kannan, H. Jonathan Chao, Garrett S. Rose “3D NoC for many-core processors” Microelectronics Journal, Elsevier Vol. 42, 2011, pp (1380–1390).
2. Amir-Mohammad Rahmani, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen “Developing a power-efficient and low-cost 3DNoC using smart GALS-based vertical channels” Journal of Computer and System Sciences, Elsevier Vol. 79 (2013) pp (440–456).
3. A. Kumar, P. Kuchhal, S. Singhal “Network on Chip for 3D Mesh Structure with Enhanced Security Algorithm in HDL Environment” International Journal of Computer Applications (IJCA) Vol. 59– Number 17, (2012) pp (6–13).
4. Bouraoui Chemli and Abdelkrim Zitouni “A Turn Model Based Router Design for 3D Network on Chip” World Applied Sciences Journal, Vol. 32, No. 8, (2014), pp (1499–1505).
5. Haytham Elmiligi, Fayez Gebali, M. Watheq El-Kharashi “Power-Aware Mapping for 3D-NoC Designs using Genetic Algorithms” Procedia Computer Science, Elsevier Vol. 34 (2014), pp (538–543).
Cited by
38 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献