1. Low-power system-level design of VLSI packet switching fabrics”;Wassal;IEEE Transactions on CAD of Integrated Circuits and Sys- tems,2001
2. A single Chip, 1.6-Billion, 16-MAC/s Multiprocessor DSP;Ackland;IEEE J. Solid-State Circuits,2000
3. Tradeoffs in the design of a router with both guaranteed and best-effort services for networks on chip;Rijpkema,2003
4. Mapping Multi-Domain Applications onto Coarse-Grained Reconfigurable Architectures”;Lee;IEEE Transaction on Computer Aided Design of Integrated Circuits and Systems,2011
5. Piranha: A Scalable Architecture Based on Single- Chip Multiprocessing;Barroso,2000