1. VLSI Test Principles and Architectures: Design for Testability. San Mateo;Wang,2006
2. BIST reseeding with very few seeds. in Proc;Al-Yamani;VLSI Test Symp.,2003
3. Integrated LFSR reseeding, test-access optimization, and test scheduling for core-based system-onchip;Wang;IEEE Trans. Computer-Aided Design Integr. Circuits Syst.,2009
4. Using BIST control for pattern generation. in Proc;Kiefer;Int. Test Conf.,1997
5. A BIST pattern generator design for near-perfect fault coverage;Mitrajit;IEEE Trans. Comput.,2003