Author:
P N Krishnapriya,Tripura Sundari B. Bala
Reference15 articles.
1. Runing Xu1, Bo Yuan, Xiaohu You, and Chuan Zhang. (2017) “Efficient Fast Convolution Architecture Based on Stochastic Computing”, 9th IEEE International Conference on Wireless Communication And Signal Processing(WCSP): 1-6.
2. New advances of high-level synthesis for efficient and reliable hardware design;Campbell;INTEGRATION the VLSI journal,2017
3. Deepa Yagain, A. VijayaKrishna, and S. Chennapnoor. (2012) “Design optimization platform for synthesizable high speed digital filters using retiming technique”, 10th IEEE International Conference on SemiconductorElectronics (ICSE): 551-555.
4. Efficient high level synthesis for nested loops of nonrectangular iteration spaces;Sim;IEEE Transactionson Very Large Scale Integration (VLSI) Systems,2016
5. Vinita Pandey, S.C. Yadav, and Priya Arora. (2016) "Retiming technique for clock period minimization using shortest path algorithm”, International Conference on Computing, Communication and Automation (ICCCA):1418-1423.
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献