1. A.I. Sivakumar, Optimization of cycle time and utilization in semiconductor test manufacturing using simulation based, on-line near-real-time scheduling system, in: P.A. Farington, H.B. Nembhard, D.T. Sturrok, G.W. Evans (Eds.), Proceedings of the 1999 Winter Simulation Conference, IEEE, Piscataway, NJ, 1999, pp. 727–735.
2. Comparison and evaluation of lot-to-order matching policies for a semiconductor assembly and test facility;Fowler;International Journal of Production Research,2000
3. J. Robinson, L.W. Schruben, J.W. Fowler, Experimenting with large-scale semiconductor manufacturing simulations: a frequency domain approach to factor screening, in: Proceedings of the 1st IE Research Conference, Los Angeles, 1993, pp. 112–116.
4. The use of upstream and downstream information in scheduling semiconductor batch operations;Robinson;International Journal of Production Research,1995
5. O. Rose, WIP evolution of a semiconductor factory after bottleneck workcenter breakdown, in: D.J. Medeiros, E.F. Watson, J.S. Carson, M.S. Manivannan (Eds.), Proceedings of the 1998 Winter Simulation Conference, IEEE, Piscataway, NJ, 1998, pp. 997–1003.