1. Hu C. Gate oxide scaling limits and projection. International electron device meeting technical digest. 1996, p. 319
2. Taur Y, Nowak EJ. CMOS devices below 0.1 μm: how high will performance go? International electron device meeting technical digest. 1997, p. 215
3. Hu C, Park D, King Y. Thin gate oxides promise high reliability. Semiconductor International 1998;215
4. Wadanabe T, Yoshida Y. Dielectric breakdown of gate insulator due to reactive ion etching. Solid State Technology 1984;263
5. The effect of charge build up on gate oxide breakdown during dry etching;Tsunokuni,1987