Design of quaternary MIN and MAX circuits using graphene nanoribbon field effect transistors-Reference-Cited by-同舟云学术

Design of quaternary MIN and MAX circuits using graphene nanoribbon field effect transistors

Published:2022 Issue: Volume:66 Page:3502-3506
ISSN:2214-7853
Container-title:Materials Today: Proceedings
language:en
Short-container-title:Materials Today: Proceedings

Author:

Javid Basha Shaik,Venkatramana P

Publisher

Elsevier BV

Subject

General Medicine

Reference22 articles.

1. Design and evaluation of multiple valued logic gates using pseudo N-type carbon nanotube FETs;Liang;IEEE Trans. Nanotechnol.,2014

2. Design and comparative analysis of binary and quaternary logic circuits;Dawley;World Conf. Futur. Trends Res. Innov. Social Welf. (Startup Conclave),2016

3. V. Patel K.S. and K. S. Gurumurthy, “Design of High Performance Quaternary Adders,”2011 41st IEEE International Symposium on Multiple-Valued Logic, 2011, pp. 22-26

4. Quaternary multiplier circuit;Chu,1994

5. A CMOS quaternary-to-binary logic decoder;Beom Kim,2008

Cited by 11 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A novel quaternary inward inverter gate based on MIN and MAX functions;International Journal of Electronics;2024-09-08

2. Quaternary MIN Logic Gate with Ballistic Graphene Devices;2024 IEEE 24th International Conference on Nanotechnology (NANO);2024-07-08

3. Conditional spatial transition reduction data encoding technique for VLSI interconnects;e-Prime - Advances in Electrical Engineering, Electronics and Energy;2024-03

4. Multi-valued logic circuit designs using GNRFETs: A review;AIP Conference Proceedings;2024

5. High-performance ternary designs using graphene nanoribbon transistors;Materials Today: Proceedings;2023-07