1. Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit;Bhattacharyya;IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,2017
2. A novel low- power full-adder cell for low voltage;Navi;VLSI J. Integr.,2016
3. M. Vesterbacka, “A 14-transistor CMOS full adder with full voltage swing nodes,” in: Proc. IEEE Workshop Signal Process. Syst. (SiPS), Taipei, Taiwan, pp. 713–722, 2015.
4. Design and analysis of low-power 10- transistor full adders using novel XOR- XNOR gates;Bui;IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process,2014
5. A fast ALU design in CMOS for low voltage operation;Srivastava;VLSI Des.,2014