Performance Comparison of 64-bit Carry Look-Ahead Adders Using 32nm CMOS Technology-Reference-Cited by-同舟云学术

Performance Comparison of 64-bit Carry Look-Ahead Adders Using 32nm CMOS Technology

Published:2017 Issue:2 Volume:4 Page:4153-4168
ISSN:2214-7853
Container-title:Materials Today: Proceedings
language:en
Short-container-title:Materials Today: Proceedings

Author:

Subash T.D.,Ajaiyan ,Subha T.D.

Publisher

Elsevier BV

Subject

General Medicine

Reference30 articles.

1. An alternative hybrid poweraware adder for high-performance processors;Hjakazemi;Journal of Low Power Electronics,2014

2. J. Samanta, M. Halder, and B. P. De, “Performance analysis of high speed low power carry look-ahead adder using different logic styles”, International Journal of Soft Computing and Engineering (IJSCE) ISSN, pp. 2231–2307, 2013.

3. Costas Efstathiou, Zaher Owda and Yiorgos Tsiatouhas, “New high-speed multioutput carry look-ahead adders”, in Circuits and Systems-II:express briefs, 2013 IEEE 56th International Midwest Symposium on. IEEE, 2013, pp. 1387–1390.

4. Power consumption of 3d networks-on-chips: Modeling and optimization;Elmiligi;Microprocessors and Microsystems,2013

5. R. Uma, V. Vijayan, M. Mohanapriya, and S. Paul, “Area, delay and power comparison of adder topologies”, International Journal of VLSI design & Communication Systems (VLSICSj Vo1. 3, No. 1, 2012.

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Unconventional Arithmetic Circuits;Encyclopedia of Materials: Electronics;2023

2. Implementation of station vigilance using RF for railway passengers;AIP Conference Proceedings;2023

3. An 8-bit Radix-4 Non-Volatile Parallel Multiplier;Electronics;2021-09-27