Design and implementation of asynchronous NOC architecture with buffer-less router-Reference-Cited by-同舟云学术

Design and implementation of asynchronous NOC architecture with buffer-less router

Published:2022 Issue: Volume:49 Page:756-763
ISSN:2214-7853
Container-title:Materials Today: Proceedings
language:en
Short-container-title:Materials Today: Proceedings

Author:

Patil Trupti^ORCID,Sandi Anuradha

Publisher

Elsevier BV

Subject

General Medicine

Reference31 articles.

1. Network on Chips;Jantsch,2003

2. GALS implementatuion of randomly prioritized buffer-less routing Architecture for 3D NOC;Karthikeyan;Cluster Comput.,2018

3. Implementation of an on-chip interconnect using the i- SLIP scheduling algorithm;Aziz,2006

4. Asynchronous Interconnect for Synchronous SoC Design;Lines;IEEE Micro,2004

5. P. Bhojwani, R. Mahapatra, Interfacing cores with on-chip packet-switched networks, in: 16th International Conference on VLSI Design, 2003, pp. 382–387.

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Design and Implementation of Reconfigurable Array Adaptive Optoelectronic Hybrid Interconnect Shunting Network;Electronics;2024-04-26

2. A novel technique for flit traversal in network-on-chip router;Computing;2023-07-21

3. FPGA based Design and Simulation of basic Routing Protocols;2022 Fourth International Conference on Cognitive Computing and Information Processing (CCIP);2022-12-23

4. The Design and Implementation of Synchronous and Asynchronous NoC Router;2022 International Conference on Distributed Computing, VLSI, Electrical Circuits and Robotics ( DISCOVER);2022-10-14

5. Design and implementation of network‐on‐chip router using multi‐priority based iterative round‐robin matching with slip;Transactions on Emerging Telecommunications Technologies;2022-04-22