1. David H. Albonesi, Selective cache ways: on-demand cache resource allocation, in: MICRO 32: Proceedings of the 32nd Annual International Symposium on Microarchitecture, 1999, pp. 248–259.
2. Amirali Baniasadi, Andreas Moshovos, Branch predictor prediction: a power-aware branch predictor for high-performance processors, in: ICCD’02: Proceedings of the International Conference on Computer Design, 2002, pp. 458.
3. Amirali Baniasadi, Andreas Moshovos, Sepas: a highly accurate energy-efficient branch predictor, in: ISLPED’04: Proceedings of the International Symposium on Low Power Electronics and Design, 2004, pp. 38–43.
4. Nikolaos Bellas, Ibrahim Hajj, Constantine Polychronopoulos, George Stamoulisy, Energy and performance improvements in microprocessor design using a loop cache, in: ICCD’99: Proceedings of the 1999 IEEE International Conference on Computer Design, 1999, pp. 378.
5. Space/time trade-offs in hash coding with allowable errors;Bloom;Commun. ACM,1970