Affiliation:
1. MNU Co., Ltd.
2. Graduate School of Engineering, Toyohashi University of Technology
3. DENSO CREATE INC.
4. Nagoya University
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Electrical and Electronic Engineering,Electronic, Optical and Magnetic Materials
Reference20 articles.
1. [1] J.K.F. Lee and A.J. Smith, “Branch prediction strategies and branch target buffer design,” Computer, vol.17, no.1, pp.6-22, 1984.
2. [2] J.L. Hennessy and D.A. Patterson, Computer architecture: A quantitative approach, Morgan Kaufmann Publishers, Inc., second edition, 1996.
3. [3] R. Kahn and S. Weiss, “Thrifty BTB: A comprehensive solution for dynamic power reduction in branch target buffers,” Microprocessors and Microsystems, vol.32, no.8, pp.425-436, 2008.
4. [4] H. Sadeghi, H. Sarbazi-Azad, and H.R. Zarandi, “Power-aware branch target prediction using a new BTB architecture,” Proceedings of the 17th IFIP/IEEE International Conference on Very Large Scale Integration, pp.53-58, 2009.
5. [5] S.W. Chung and S.B. Park, “A low power branch predictor to selectively access the BTB,” Advances in Computer Systems Architecture Lecture Notes in Computer Science, vol.3189, pp.374-384, Springer, 2004.