1. [1] Hennessy, J.L. and Patterson, D.A.: Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers, Inc., 2nd edition (1996).
2. [2] Kahn, R. and Weiss, S.: Thrifty BTB: A Comprehensive Solution for Dynamic Power Reduction in Branch Target Buffers, Microprocess. Microsyst., Vol.32, No.8, pp.425-436 (2008).
3. [3] Sadeghi, H., Sarbazi-Azad, H. and Zarandi, H.R.: Power-aware branch target prediction using a new BTB architecture, 2009 17th IFIP International Conference on Very Large Scale Integration (VLSI-SoC), pp.53-58 (2009).
4. [4] McFarling, S.: Combining branch predictors, WRL Technical Note, TN-36, Digital Equipment Corporation (1993).
5. [5] Jiménez, D.A. and Lin, C.: Dynamic branch prediction with perceptrons, Proc. 7th International Symposium on High-Performance Computer Architecture, pp.197-206 (2001).