Subject
Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Software
Reference36 articles.
1. Performance analysis and comparison of 2×4 network on chip topology;Ju;Microprocess. Microsyst. J.,2012
2. Design and evaluation of mesh-of-tree based network-on-chip using virtual channel router;Kundu;Microprocess. Microsyst. J.,2012
3. J. Lee, L. Shannon, The effect of node size, heterogeneity, and network size on FPGA based NoCs, in: an International Conference on Field-Programmable Technology (FPT), 2009, pp. 479–482.
4. M.S. Abdelfattah, V. Betz, Design Tradeoffs for Hard and Soft FPGA-based Networks on-Chip, in: an 11th International Conference on Field Programmable Technology (FPT11), 2012, pp. 95–103.
5. R. Ho, K. Mai, M. Horowitz, Managing wire scaling: a circuit perspective, in: Proceedings of the IEEE 2003 International Interconnect Technology Conference, 2003, pp. 177–179.
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献