1. 1.1 Moore's law: a path going forward;Holt;Int. Solid-State Circ. Conf.,2016
2. Memristor-Based (ReRAM) data memory architecture in ASIP design;Hartmann;Euromicro Conf. Digital Syst. Des.,2013
3. Variable-energy write STT-RAM architecture with bit-wise write-completion monitoring;Zheng;Int. Symp. Low Power Electron. Design,2013
4. Spin-transfer torque MRAMs for low power memories: Perspective and prospective;Augustine;IEEE Sens. J.,2012
5. Soft error analysis of MTJ-based logic-in-memory full adder: Threats and solution;Talafy;Int. Symp. On-Line Testing. Rob. Syst. Design,2017