Analytical performance modeling of de Bruijn inspired mesh-based network-on-chips-Reference-Cited by-同舟云学术

Analytical performance modeling of de Bruijn inspired mesh-based network-on-chips

Published:2015-02 Issue:1 Volume:39 Page:27-36
ISSN:0141-9331
Container-title:Microprocessors and Microsystems
language:en
Short-container-title:Microprocessors and Microsystems

Author:

Sabbaghi-Nadooshan Reza,Patooghy Ahmad

Publisher

Elsevier BV

Subject

Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Software

Reference51 articles.

1. Network on Chip;Jantsch,2003

2. U.Y. Ogras, R. Marculescu, Application-specific network-on-chip architecture customization via long-range link insertion, in: IEEE/ACM Intl. Conf. on Computer Aided Design, San Jose, 2005.

3. M. Chatti, S. Yehia, C. Timsit, S. Zertal, A hypercube-based NoC routing algorithm for efficient all-to-all communications in embedded image and signal processing applications, in: HPCS, 2010, pp. 623–630.

4. Fat H-Tree: a cost-effective tree-based on-chip-networks;Matsutani;IEEE Trans. Parall. Distr. Syst. (TPDS),2009

5. A combinatorial problem;de Bruijn;K. Ned. Akad. Wet. Proc.,1946

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Introducing an optimal QCA crossbar switch for baseline network;Facta universitatis - series: Electronics and Energetics;2021

2. Design and evaluation of ZMesh topology for on-chip interconnection networks;Journal of Parallel and Distributed Computing;2018-03

3. A DTMC Model for Performance Evaluation of Irregular Interconnection Networks with Asymmetric Spatial Traffic Distributions;Analytical and Stochastic Modelling Techniques and Applications;2016

4. ZMesh: An Energy-Efficient Network-on-Chip Topology for Constant-Geometry Algorithms;2015 IEEE International Symposium on Nanoelectronic and Information Systems;2015-12