1. Architecture of FPGAs and CPLDs: a tutorial;Brown;IEEE Design and Test of Computers,1996
2. A Hardware genetic Algorithm for the Travelling Salesman Problem on SPLASH 2;Graham,1995
3. C. Aporntewan, P. Chongstitvatana, A hardware implementation of the compact genetic algorithm, in: Proceedings of the 2001 Congress on Evolutionary Computation CEC2001, Seoul, Korea, 2001, pp. 624–629.
4. R. Gadea, J. Cerdá, F. Ballester, A. Mocholí, Artificial neural network implementation on a single FPGA of a pipelined on-line backpropagation, in: Proceeding 13th International Symposium on System Synthesis, Madrid, Spain, 2000, pp. 225–230.
5. J. Zhu, P. Sutton, FPGA Implementation of neural networks: a survey of a decade of progress, in: Proceedings of the 13th International Conference on Field-Programmable Logic and Applications (FPL 2003), Lisbon, Portugal, 2003, pp. 1062–1066.