Author:
Kim Hyunhee,Youn Sungjun,Kim Jihong
Subject
Hardware and Architecture,Software
Reference14 articles.
1. J. Huh, D. Burger, S.W. Keckler, Exploring the design space of future CMPs, in: Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, September 2001, pp. 199–210.
2. B.A. Nayfeh, L. Hammond, K. Olukotun, Evaluation of design alternatives for a multiprocessor microprocessor, in: Proceedings of the International Symposium on Computer Architecture, May 1996, pp. 67–77.
3. B.M. Beckmann, D.A. Wood, Managing wire delay in large chip-multiprocessor cache, in: Proceedings of the International Symposium on Microarchitecture, December 2004, pp. 319–330.
4. M. Zhang, K. Asanovic, Victim replication: maximizing capacity while hiding wire delay in tiled chip multiprocessors, in: Proceedings of the International Symposium on Computer Architecture, June 2005, pp. 336–345.
5. Z. Chishti, M.D. Powell, T.N. Vijaykumar, Optimizing replication, communication and capacity allocation in CMPs, in: Proceedings of the International Symposium on Computer Architecture, June 2005, pp. 357–368.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Energy Efficient Dim and Dark Cache for Temperature Reduction of Chip
Multiprocessors;Recent Advances in Electrical & Electronic Engineering (Formerly Recent Patents on Electrical & Electronic Engineering);2022-05