Author:
Coppola Marcello,Curaba Stephane,Grammatikakis Miltos D.,Locatelli Riccardo,Maruccia Giuseppe,Papariello Francesco
Subject
Hardware and Architecture,Software
Reference53 articles.
1. STATS: a framework for microprocessor and system-level design space exploration;Albonesi;J. Syst. Architec.,1999
2. Amba Bus, Arm. Available from
3. Networks on chips: a new SoC paradigm;Benini;Computer,2002
4. Error control schemes for on-chip interconnection networks: reliability versus energy efficiency;Bertozzi,2003
5. D. Bertozzi, L. Benini, G. De Micheli, Low power error resilient for on-chip data buses, in: Proc. Design Automation, 2002, pp. 102–109
Cited by
12 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. AdapNoC: A fast and flexible FPGA-based NoC simulator;2016 26th International Conference on Field Programmable Logic and Applications (FPL);2016-08
2. From Latency-Insensitive Design to Communication-Based System-Level Design;Proceedings of the IEEE;2015-11
3. The Spidergon STNoC;Designing 2D and 3D Network-on-Chip Architectures;2013-10-09
4. NoC Modeling and Topology Exploration;Designing 2D and 3D Network-on-Chip Architectures;2013-10-09
5. Referees Often Miss Obvious Errors in Computer and Electronic Publications;Accountability in Research;2013-05-04