1. R. Thid, M. Millberg, A. Jantsch, Evaluating NoC communication backbones with simulation, in IEEE NorChip Conference, pp. 27–30, 2003
2. D. Wiklund, L. Dake Liu, SoCBUS: switched network on chip for hard real time embedded systems, in Parallel and Distributed Processing Symposium, p. 8, April 2003
3. I. Saastamoinen, M. Alho, J. Nurmi, Buffer implementation for Proteo network-on-chip. Int. Proc. Circuits Syst. 2, 113–116 (May 2003)
4. F. Karim A. Nguyen, S. Dey, An interconnect architecture for networking systems on chips. IEEE J. Micro High Perform. Interconnect 22(5), 36–45 (2002)
5. S. Kumar, A. Jantsch, J.-P. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrja, A. Hemani, A network on chip architecture and design methodology, in IEEE Computer, pp. 117–124, 2002