1. N. Njoroge, S. Wee, J. Casper, J. Burdick, Y. Teslyar, C. Kozyrakis, K. Olukotun, Building and using the ATLAS transactional memory system, in: Workshop on Architecture Research using FPGA Platforms, 12th International Symposium on High-Performance Computer Architecture, 2006.
2. B. Moyer, Packet subsystem on a chip, in: Xilinx Embedded Magazine, March 2006.
3. Transactional memory today;Herlihy;Distributed Computing and Internet Technology,2010
4. Software transactional memory;Shavit,1995
5. Hardware transactional memory: a high performance parallel programming model;Fu;Journal of Systems Architecture,2010