1. Nonlinear DSP coprocessor cells-one and two cycle chips;Jain;Proceedings of the IEEE International Symposium on Circuits and Systems,1998
2. Digit selection for SRT division and square root;Kornerup;IEEE Transactions on Computers,2005
3. Y. Li, W. Chu, Parallel-array implementations of a non-restoring square root algorithm, in: Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1997, pp. 690–695.
4. Digit selection for SRT division and square root;Kornerup;Transactions on Computers,2005
5. Reciprocal and reciprocal square root units with operand modification and multiplication;Wires;Journal of VLSI Signal Processing Systems,2006