1. Computational Simulation of Square using Low Power Vedic Algorithm and its Implementation on FPGA
2. Vedic Maths Calculator using VLSI Implementation;singh;International Journal of Research in Engineering Science and Management,2019
3. Design of ASIC Square Calculator Using AncientVedic Mathematics
4. VLSI Design and Implemenation of Binary Number Multiplier based on Urdhva Tiryabhyam Sutra with reduced Delay and Area;rashid;International Journal of Engineering Research and Technology,2013
5. Design and Implementation of high efficiency Vedic Binary Squaring Circuit;chandu;ICSTEM,2017