1. Configurable processors for embedded computing
2. 2) Hauser, J. and Wawrzynek J.: Garp: A MIPS Processor with a Reconfigurable Coprocessor, FCCM, pp.12-21 (1997).
3. 3) Yeung, A.K.W. and Rabaey, J.M.: A Reconfigurable Data-driven Multiprocessor Architecture for Rapid Prototyping of High Throughput DSP Algorithms, HICSS-26, pp.169-178 (1993).
4. 4) Hartenstein R.W. and Kress, R.: A Datapath Synthesis System for the Reconfigurable Datapath Architecture, ASP-DAC, pp.479-484 (1995).
5. 5) Hartenstein, R., Herz, M., Hoffmann, T. and Nageldinger, U.: On Reconfigurable Co-Processing Units, Reconfigurable Architectures Workshop (1998).