Publisher
Information Processing Society of Japan
Subject
Electrical and Electronic Engineering,Computer Science Applications
Reference19 articles.
1. [1] Wang, W. et al.: The Impact of NBTI Effect on Combinational Circuit: Modeling, Simulation, and Analysis, IEEE Trans. Very Large Scale Integration (VLSI) Systems, Vol.18, No.2, pp.173-183 (Feb. 2010).
2. [2] Keukner, H. et al.: NBTI Aging on 32-Bit Adders in the Downscaling Planar FET Technology Nodes, 2014 17th Euromicro Conference on Digital System Design, pp.98-107 (Aug. 2014).
3. [3] Mintarno, E. et al.: Workload Dependent NBTI and PBTI Analysis for a sub-45nm Commercial Microprocessor, IEEE International Reliability Physics Symposium (IRPS), pp.3A.1.1-3A.1.6 (Apr. 2013).
4. [4] Tschanz, J. et al.: Tunable Replica Circuits and Adaptive Voltage-Frequency Techniques for Dynamic Voltage, Temperature, and Aging Variation Tolerance, Symposium on VLSI Circuits, pp.112-113 (June 2009).
5. [5] Drake, A.J. et al.: Single-cycle, pulse-shaped critical path monitor in the POWER7+ microprocessor, International Symposium on Low Power Electronics and Design (ISLPED), pp.193-198 (Sep. 2013).
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献