1. [1] Chen, Y., Kuo, M. and Liou, J.: Diagnosis Framework for Locating Failed Segments of Path Delay Faults, Proc. Int. Test Conf., pp.1-8 (2005).
2. [2] Dastidar, J.G. and Touba, N.A.: Adaptive Techniques for Improving Delay Fault Diagnosis, Proc. VLSI Test Symp., pp.168-172 (1999).
3. [3] Girard, P., Landrault, C. and Pravossoudovitch, S.: A Novel Approach to Delay-Fault Diagnosis, Proc. Design Automation Conf., pp.357-360 (1992).
4. [4] Higami, Y., Takahashi, H., Kobayashi, S. and Saluja, K.K.: Diagnosis of Gate Delay Faults in the Presence of Clock Delay Faults, IEEE Computer Society Annual Symp. on VLSI, pp.320-325 (2014).
5. [5] Jha, N. and Gupta, S.: Testing of Digital Systems, Cambridge University Press (2003).