Circuit Techniques for Device-Circuit Interaction toward Minimum Energy Operation-Reference-Cited by-同舟云学术

Circuit Techniques for Device-Circuit Interaction toward Minimum Energy Operation

Published:2019 Issue:0 Volume:12 Page:2-12
ISSN:1882-6687
Container-title:IPSJ Transactions on System LSI Design Methodology
language:en
Short-container-title:IPSJ Transactions on System LSI Design Methodology

Author:

Islam A.K.M. Mahfuzul¹,Onodera Hidetoshi²

Affiliation:

1. Department of Electrical Engineering, Graduate School of Engineering, Kyoto University

2. Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto University

Publisher

Information Processing Society of Japan

Subject

Electrical and Electronic Engineering,Computer Science Applications

Link

https://www.jstage.jst.go.jp/article/ipsjtsldm/12/0/12_2/_pdf

Reference42 articles.

1. [1] Howard, J., Dighe, S., Hoskote, Y., Vangal, S., Finan, D., Ruhl, G., Jenkins, D., Wilson, H., Borkar, N., Schrom, G., Pailet, F., Jain, S., Jacob, T., Yada, S., Marella, S., Salihundam, P., Erraguntla, V., Konow, M., Riepen, M., Droege, G., Lindemann, J., Gries, M., Apel, T., Henriss, K., Tor, L., Steibl, S., Borkar, S., De, V., Wijngaart, R. and Mattson, T.: A 48-Core IA-32Message-Passing Processor with DVFS in 45nm CMOS, IEEE International Solid-State Circuits Conference, pp.108-109 (2010).

2. [2] Tschanz, J.W., Narendra, S., Nair, R. and De, V.: Effectiveness of Adaptive Supply Voltage and Body Bias for Reducing Impact of Parameter Variations in Low Power and High Performance Microprocessors, IEEE Journal of Solid-State Circuits, Vol.38, No.5, pp.826-829 (2003).

3. [3] Sakata, T., Itoh, K., Horiguchi, M. and Aoki, M.: Subthreshold-current Reduction Circuits for Multi-gigabit DRAM's, IEEE Journal of Solid-State Circuits, Vol.29, No.7, pp.761-769 (1994).

4. [4] Hashimoto, T., Ohashi, M., Matsuo, M., Kuromaru, S., Mori-iwa, T., Hamada, M., Sugisawa, Y., Tomita, H., Hoshino, M., Nakamura, T., ichi Ishida, K., Watada, K., Fukunaga, T. and Michiyama, J.: A 27-MHz/54-MHz 11-mW MPEG-4 Video Decoder LSI for Mobile Applications, IEEE Journal of Solid-State Circuits, Vol.37, No.11, pp.1574-1581 (2002).

5. [5] Kuroda, T.: Optimization and Control of V_DD and V_TH for Low-Power, High-Speed CMOS Design, IEEE/ACM International Conference on Computer Aided Design, pp.28-34 (2002).

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Low-Power Design of Digital LDO With Nonlinear Symmetric Frequency Generation;IEEE Transactions on Circuits and Systems II: Express Briefs;2022-12

2. Homogeneous Ring Oscillator with Staggered Layout for Gate-level Delay Characterization;2022 IEEE 34th International Conference on Microelectronic Test Structures (ICMTS);2022-03-21

3. A DLL-Based Body Bias Generator with Independent P-Well and N-Well Biasing for Minimum Energy Operation;IEICE Transactions on Electronics;2021-10-01