Author:
Reis A.,Robert M.,Auvergne D.,Reis R.
Publisher
Institution of Engineering and Technology (IET)
Subject
Electrical and Electronic Engineering
Cited by
9 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Efficiently Mapping VLSI Circuits With Simple Cells;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2019-04
2. Deriving Reduced Transistor Count Circuits from AIGs;Proceedings of the 27th Symposium on Integrated Circuits and Systems Design - SBCCI '14;2014
3. Power and Timing Driven Physical Design Automation;Lecture Notes in Computer Science;2003
4. An Efficient Layout Style for Three-Metal CMOS Macro-Cells;VLSI: Integrated Systems on Silicon;1997
5. Testability properties of BDDs;Proceedings. 15th Symposium on Integrated Circuits and Systems Design