Author:
Matos Jody Maick,Ritt Marcus,Ribas Renato,Reis André
Reference17 articles.
1. Berkeley Logic Synthesis and Verification Group. Abc: A system for sequential synthesis and verification. Available on http://www.eecs.berkeley.edu/ /~alanmi/abc/. Release 20130425.
2. V. Correia and A. I. Reis. Advanced technology mapping for standard-cell generators. In Proc. of Symposium on Integrated Circuits and System Design (SBCCI), 2004.
3. E. Detjens, G. Gannot, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang. Technology mapping in mis. In Proc. of ICCAD, 1987.
4. S. Gavrilov, A. Glebov, S. Pullela, S. C. Moore, A. Dharchoudhury, R. Panda, G. Vijayan, and D. T. Blaauw. Library-less synthesis for static CMOS combinational logic circuits. In Proc. of ICCAD, 1997.
5. A. Jain and R. Bryant. Inverter minimization in multi-level logic networks. In Proc. of ICCAD, 1993.