Author:
Correia Vin�cius,Reis Andr�
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Essential Standard Cell Library Composition;2022 IEEE 15th Dallas Circuit And System Conference (DCAS);2022-06-17
2. Efficiently Mapping VLSI Circuits With Simple Cells;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2019-04
3. Deriving Reduced Transistor Count Circuits from AIGs;Proceedings of the 27th Symposium on Integrated Circuits and Systems Design - SBCCI '14;2014
4. Library-free synthesis for area-delay minimization;2008 International Conference on Microelectronics;2008-12
5. A complementary logic partitioning algorithm for a library-free logic synthesis paradigm;Microelectronics: Design, Technology, and Packaging III;2007-12-21