1. SIA International Semiconductor Roadmap, Semiconductor Industry Association (2001)
2. Johann, M., Kindel, M., Reis, R.: Layout Synthesis Using Transparent Cells and FOTC Routing. In: 38th IEEE Midwest Symposium on Circuits and Systems, IEEE Circuits and Systems Society, Rio de Janeiro (1995)
3. Detjens, E., Gannot, G., Rudell, R., Sangiovanni-Vinccentelli, A.L., Wang, A.: Technology Mapping in MIS. In: Proceedings of ICCAD, pp. 116-119 (1987)
4. Reis, A., Robert, M., Auvergne, D., Reis, R.: Associating CMOS Transistors with BDD Arcs for Technology Mapping. Electronic Letters 31(14) (July 1995)
5. Reis, A., Reis, R., Robert, M., Auvergne, D.: Library Free Technology Mapping. In: VLSI: Integrated Systems on Silicon, pp. 303–314. Chapman-Hall, Boca Raton (1997)