Energy‐efficient capacitor‐splitting DAC scheme with high accuracy for SAR ADCs-Reference-Cited by-同舟云学术

Energy‐efficient capacitor‐splitting DAC scheme with high accuracy for SAR ADCs

Published:2015-03 Issue:6 Volume:51 Page:460-462
ISSN:0013-5194
Container-title:Electronics Letters
language:en
Short-container-title:Electron. lett.

Author:

Xie Liangbo¹,Su Jian¹,Liu Jiaxin¹,Wen Guangjun¹

Affiliation:

1. Centre for RFIC and System TechnologySchool of Communication and Information TechnologyUniversity of Electronic Science and Technology of China>No. 2006, Xiyuan Ave, West Hi‐Tech ZoneChengdu611731People's Republic of China

Publisher

Institution of Engineering and Technology (IET)

Subject

Electrical and Electronic Engineering

Link

https://onlinelibrary.wiley.com/doi/pdf/10.1049/el.2015.0008

Reference7 articles.

1. A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS

2. Low-energy and area-efficient tri-level switching scheme for SAR ADC

3. Energy‐efficient high‐accuracy switching method for SAR ADCs

Cited by 25 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Chip-Based Electronic System for Quantum Key Distribution;Entropy;2024-04-29

2. Bio-inspired circuitry of bee-bootstrap and Spider-latch comparator for ultra-low power SAR-ADC;Circuit World;2021-03-08

3. Shifting the sampled input signal in successive approximation register analog‐to‐digital converters to reduce the digital‐to‐analog converter switching energy and area;International Journal of Circuit Theory and Applications;2020-07-26

4. Reduced switching mode for SAR ADCs: analysis and design of SAR A‐to‐D algorithm with periodic standby mode circuit components;IET Circuits, Devices & Systems;2020-07-20

5. A Four-Level Switching Scheme for SAR ADCs with 87.5% Area Saving and 97.85% Energy-Reduction;Circuits, Systems, and Signal Processing;2020-04-04