Author:
Rhaffor Nuha,Ang Wei Keat,Packeer Mohamed Mohamed Fauzi,Rajendran Jagadheswaran,Mohd Noh Norlaili,Mustaffa Mohd Tafir,Hairi Mohd Hendra
Abstract
Purpose
The purpose of this study is to show that due to the emergence of the Internet of Things (IoT) industry in recent years, the demand for the higher integration of wireless communication systems with a higher data rate of transmission capacity and lower power consumption has increased tremendously. The radio frequency power amplifier (PA) design is getting more challenging and crucial. A PA for a 2.45 GHz IoT application using 0.18 µm complementary metal oxide semiconductor (CMOS) technology is presented in this paper.
Design/methodology/approach
The design consists of two stages, the driver and output stage, where both use a single-stage common source transistor configuration. In view of performance, the PA can deliver more than 20 dB gain from 2.4 GHz to 2.5 GHz.
Findings
The maximum output power achieved by PA is 13.28 dBm. As the PA design is targeted for Bluetooth low energy (BLE) transmitter use, a minimum of 10 dBm output power should be achieved by PA to transmit the signal in BLE standard. The PA exhibits a constant output third-order interception point of 18 dBm before PA becomes saturated after 10 dBm output power. The PA shows a peak power added efficiency of 17.82% at the 13.24 dBm output power.
Originality/value
The PA design exhibits good linearity up to 10 dBm out the PA design exhibits good linearity up to 10 dBm output power without sacrificing efficiency. At the operating frequency of 2.45 GHz, the PA exhibits a stability k-factor, the value of more than 1; thus, the PA design is considered unconditional stable. Besides, the PA shows the s-parameters performance of –7.91 dB for S11, –11.07 dB for S22 and 21.5 dB for S21.
Subject
Electrical and Electronic Engineering,Surfaces, Coatings and Films,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference29 articles.
1. A fully integrated CMOS power amplifier with discrete gain control for efficiency enhancement;Microelectronics Journal,2017
2. Fritzin, J. (2011), “CMOS RF power amplifiers for wireless communications”, Doctoral dissertation, Linköping University Electronic Press.
3. A fully matched dual stage CMOS power amplifier with integrated passive linearizer attaining 23 DB gain, 40% PAE and 28 DBM OIP3;Microelectronics International,2021
4. A CMOS 180nm class-AB power amplifier with intergrated phase linearizer for BLE 4.0 achieving 11.5 dB gain, 38.4% PAE and 20dBm OIP3,2017
5. A 23 DBM gain shaping stacked power block CMOS power amplifier achieving 36% PAE,2021